 The
drastic performance, flexibility and energy-efficient
requirements of embedded applications drive the
system-on-chip integration towards heterogeneous
multiprocessor platforms. Electronic System-Level
(ESL) design methodologies and tools have emerged
to tackle the challenges of such complex SoC designs
prior to RTL and silicon availability. In particular,
SystemC-based Transaction-Level Modeling (TLM)
has matured as a standards-based approach to model
SoC platforms for the purpose of software development,
system integration and verification. Read
the review and then order
the book today! |
News
Articles
Customer Success
Customer
Testimonial: Yamaha
Achieving a Successful
ESL Design Methodology Transition: How CoWare Services Helped Toshiba Information
Systems (Japan) Corp. to become a "Total Solution Provider" 
Presentations and Papers
Using Tenison VTOC to Integrate RTL IP into CoWare High-Performance Virtual Platforms
TLM Peripheral Modeling for Platform-Driven ESL Design:
Using the SystemC Modeling Library
Architecture Oriented Performance Optimizations for Bus Based
System-on-Chip Designs Using TLM
Advancing Transaction Level Modeling
ConvergenSC/Incisive Design Flow
|
